




Task 1

Design a Full Adder
using 2 Half Adders.




Task 2

Design 4-bit 2's complement Adder/Subtractor.



We will use 2's complement signed numbers.



Task 3

Using your Adder/Subtractor, show that:

$$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array} \left| \begin{array}{l} 100 \quad (+4) \\ 010 \quad (+2) \\ \hline 110 \quad (+6) \end{array} \right.$$

$$\begin{array}{r} 0 \\ + 1 \\ \hline 1 \end{array} \left| \begin{array}{l} 100 \quad (+4) \\ 110 \quad (-2) \\ \hline 010 \quad (+2) \end{array} \right.$$

$$\begin{array}{r} 1 \\ + 0 \\ \hline 1 \end{array} \left| \begin{array}{l} 100 \quad (-4) \\ 010 \quad (+2) \\ \hline 110 \quad (-2) \end{array} \right.$$

$$\begin{array}{r} 1 \\ + 1 \\ \hline 1 \end{array} \left| \begin{array}{l} 100 \quad (-4) \\ 110 \quad (-2) \\ \hline 010 \quad (-6) \end{array} \right.$$

$$\begin{array}{r} 0 \\ - 0 \\ \hline 1 \end{array} \left| \begin{array}{l} 100 \quad (+4) \\ 010 \quad (+2) \\ \hline 010 \quad (+2) \end{array} \right.$$

$$\begin{array}{r} 0 \\ - 1 \\ \hline 0 \end{array} \left| \begin{array}{l} 100 \quad (+4) \\ 110 \quad (-2) \\ \hline 110 \quad (+6) \end{array} \right.$$

$$\begin{array}{r} 1 \\ - 0 \\ \hline 1 \end{array} \left| \begin{array}{l} 100 \quad (-4) \\ 010 \quad (+2) \\ \hline 010 \quad (-6) \end{array} \right.$$

$$\begin{array}{r} 1 \\ - 1 \\ \hline 1 \end{array} \left| \begin{array}{l} 100 \quad (-4) \\ 110 \quad (-2) \\ \hline 110 \quad (-2) \end{array} \right.$$


$$\begin{array}{r} 0 \\ + 0 \\ \hline ? \end{array} \left| \begin{array}{l} 110 \quad (+6) \\ 100 \quad (+4) \\ \hline ??? \quad (???) \end{array} \right.$$

$$\begin{array}{r} 1 \\ + 1 \\ \hline ? \end{array} \left| \begin{array}{l} 010 \quad (-6) \\ 100 \quad (-4) \\ \hline ??? \quad (???) \end{array} \right.$$


Your 4-bit Adder-Subtractor operates on **3-bit signed numbers**.
 The **4-th bit** in the numbers is interpreted as the sign bit.

Task 4


Design 4-bit Adder/Subtractor with Overflow Detection Logic.



- $V = 1$ indicates overflow condition when adding/subtracting signed-2's complement numbers.




Increment by 1



$$S_i = A_i \oplus B_i \oplus C_i$$

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$




$$S_{1,2,3} = A_i \oplus C_i$$

$$C_{2,3} = A_i C_i$$

$$S_0 = A_0'$$


$$C_1 = A_0$$

Decrement by 1



$$S_i = A_i \oplus B_i \oplus C_i$$

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$



$$S_{1,2,3} = (A_i \oplus C_i)'$$


$$C_{2,3} = A_i + C_i$$

$$S_0 = A_0'$$


$$C_1 = A_0$$

Multiplication/Division by constant


Multiplication by 2 (shift left)



Division by 2 (shift right)



Multiplication by 2^n



Division by 2^n

