VM and ARM MMU Overview

Mattias Holm & Kristian Rietveld



Universiteit Leiden

The Netherlands

Outline

- Memory management overview.
- ARM MMU Specif cs.
- SMACK VM.

Memory Management Overview

Memory Management

- Needed to protect applications from each other.
- Necessary if an application requests more memory than is physically available.
- Every process can behave as if it is the only process running on the machine.

Memory Management (cont.)

- Two major technologies:
 - Segmentation
 - Paging

Segmentation

- Memory segments are defined by a start address and a certain length.
- Each segment has access attributes:
 - Read, write, execute, etc.
- Violation of attributes results in a segment violation or segfault (UNIX SIGSEGV).

Paging

- Introduced to allow memory to be swapped out to disk.
- Memory divided into pages of f xed size (usually 4 KB).
- Pages have access attributes like segments.
- Has mostly replaced segmentation: we will focus on paging.

Address spaces

- Every process gets its own address space.
- Loads/stores occur within this address space, using "virtual addresses".
- To be able to access physical memory, the virtual address must be translated to a physical address.

OS & CPU

- Address translation and enforcement of page access attributes is in general performed by the CPU.
- Addresses spaces are created and managed by the operating system.
- So, we need to give the CPU the necessary information to perform translation & protection.

Page tables

- Page Table Pointers (PTPs) identify paging tables.
- Page Table Entries (PTEs) map virtual to physical addresses and track page attributes.
- Translation Lookaside Buffer (TLB) caches PTEs for quick access.
- If an entry is not in the TLB, memory system will do a page walk.

Page Table Walk

- Processor performs a load/store to an address that is not in the TLB.
- Assume address 0x10020345
- Processor uses the page table pointer (stored in special register) to f nd the page table.



Page Table Walk (r) Root PTP L1 Dx10020345 Page Table







ARM MMU

ARMv7

- ARMv7 comes in 3 variants:
 - ARMv7-A with MMU (paging).
 - ARMv7-R for hard realtime applications with MPU (segmentation, no virtual addressing).
 - ARMv7-M micro-controller version, no memory protection.

ARMv7-A/R

- VMSA Virtual Memory System Architecture (paging).
- PMSA Protected Memory System Architecture (segmentation).
- Our kernel runs on ARMv7-A (Cortex-A8).

ARMv7-AMMU

- Control using coprocessor 15 and mrc + mcr instructions.
- 2 level page tables.
- Page sizes: 4KB, 64KB, 1MB, 16MB.
- Permissions for supervisor and user (read/write).
- No-Execute (NX) bit.

Level 1 Table Entries

	31 24	23 20	19	18	17	16	15	14 12	11 10	9	8 5	4	3	2	1	0
Fault	IGNORE						0	0								
Page table	Page table base address, bits [31:10] $\begin{bmatrix} I \\ M \\ P \end{bmatrix} Domain \begin{bmatrix} S \\ B \\ Z \end{bmatrix} \begin{bmatrix} N \\ S \\ B \\ Z \end{bmatrix} \begin{bmatrix} S \\ B \\ Z \end{bmatrix}$								0	1						
Section	Section base address, PA[31:20]			0	n G	s	A P [2]	TEX [2:0]	AP [1:0]	I M P	Domain	X N	с	в	1	0
Supersection	Supersection base address PA[31:24]	Extended base address PA[35:32]	N S	1	n G	s	A P [2]	TEX [2:0]	AP [1:0]	I M P	Extended base address PA[39:36]	X N	с	в	1	0
Reserved	Reserved								1	1						

Level 2 Table Entries

	31	16 15	14	12 11	10	9	8	7	6	5 4	3	2	1	0
Fault	IGN	IGNORE							0	0				
Large page	Large page base address, PA[31:16]	X N	TE2 [2:0	K n] G	s	A P [2]	S	SBZ	;	AP [1:0]	с	в	0	1
Small page	Small page base address, PA[31:12]				s	A P [2]	ן [TEX 2:0]		AP [1:0]	С	в	1	X N

Page attributes

- Global
- Memory region attributes:
 - Cacheable, Bufferable, TEX.
- Shareable.
- Domain.

Memory Access Attributes

TEX[2:0]	С	В	Description
000	0	0	Strongly ordered
000	0	I	Shareable device
000	Ι	0	Outer and inner write-through, no write-allocate
000	Ι	I	Outer and inner write-back, no write-allocate
001	0	0	Outer and inner non-cacheable
001	0	I	Reserved
001	Ι	0	IMPLEMENTATION DEFINED
001	Ι	I	Outer and inner write-back, write-allocate
010	0	0	Non-shareable device
010	0	I	Reserved
010	I	-	Reserved
011	-	-	Reserved
IBB	А	А	Cacheable memory; outer = AA, inner = BB

Outer/inner attributes

AA/BB	Attribute
00	Non-cacheable
01	Write-back, write- allocate
10	Write-through, no write-allocate
11	Write-back, no write- allocate

Large Pages & Sections

- Large pages do not decrease table size.

- Sections and super-sections reduce the need for L2 table blocks and the penalty for walking the full table.
- Large pages, sections and super-sections increase the memory covered by the TLB.

Root Table Pointers

- There are two root table pointers, with conf gurable address coverage:
 - TTBR0: Recommended for user applications (non-global).
 - TTBR1: Recommended for system (global).

TLB & ASID

- The TLB caches the PTEs.
 PTE is in TLB if it is non-global, bound to an ASID which must be synched with the root PTP.
 - No TLB f ush necessary on context switch as ASID will change.

For the assignment, you don't have to bother with any of this.

Implementation of Virtual Memory in SMACK

Allocating Virtual Addresses

- Each process has its own VM table.
- Process associated with a sorted linked list that tracks allocated VM blocks.
- Can place allocated page list in a balancing tree for faster search (not done at the moment).

VM allocation

- Operating system needs to:
 - Manage virtual memory (namespace vm_) for every process.
 - Manage physical memory (namespace pmap_) globally.
 - Create page tables (namespace hw_).

Important Functions

- vm_map()
- vm_unmap()
- vm_map_physical()
- pmap_alloc()
- hw_map()

Important Types

- vm_map_t: a valid range of virtual memory addresses that can be mapped and the mapped vm regions (within that range).
- vm_region_t: a mapped region of memory (i.e. The region has backing physical memory).
- pmap_region_t: physically mapped set of consecutive pages.

Important Types



Allocating Physical Addresses

- Kernel needs to track which physical pages have been allocated.
- Need a list of free pages.
- Naive solution: linked list of free pages.Better solution: to be implemented by you.

Naive solution

- One global array of pmap_region_t objects. One object describes on page of physical memory.
- Page region object pointers can be directly mapped to the page's physical address.
- List of free and used regions is maintained.
- Goal: get rid of this array, allocate pmap_region_t on demand.

Naive solution



page_address_K = page_index_K * PAGE_SIZE + RAM_START

Better solution

- Inspired by Linux.
- A descriptor points at a 2ⁿ sized block of consecutive pages.
- For each *n*, maintain a list of free blocks.
- If a block of power n is requested, but does not exist, split block of power n+1.
- Much less descriptors necessary.
- We maintain blocks of consecutive pages.

Better solution



VM structure allocation

- The kernel needs to allocate VM structures somehow.
- You cannot use generic code in the kernel to allocate space for these structures.
- Why not?

VM structure allocation

- The generic code will again call vm_map(), pmap_alloc(), etc. to allocate new pages to store data on.
- Inf nite recursion!
- To break this chain of recursion, you will implement "page stealing".
- Steal one physical page and use this for storing VM structures and to describe itself.

Stealing pages

- A list of free vm_region_t objects is used.
- Steal f rst free physical page, map it to f rst free virtual address.
- Initialize newly mapped page as an array of region descriptors and place these in the list of free vm_region_t objects.
- Use one of the descriptors to describe the stolen page itself.

Working towards a solution

- Start today, not two weeks before the deadline!
- Phase 1: study assignment text and starting point. E.g. how does pmap_init() work and how is physical page allocation carried out?
- Thoroughly understand this before starting implementation!
- 2 weeks studying / 2 weeks coding.

Practicum

- Practicum in zaal 411.
- Vanaf volgende week van 11:15 tot 15:30.