Advanced Compilers and Architectures

ARM MMU Overview

Mattias Holm, M.Sc. <u>holm@liacs.nl</u>



Universiteit Leiden

Leiden University. The university to discover.

Thursday, February 24, 2011

Outline

- Memory Management Overview
- ARM Overview
- ARM MMU Specifics

Leiden University. The university to discover.

VM and MMU

Leiden University. The university to discover.

Memory Management

- Needed to protect applications from each other.
- Necessary if an application requests more memory than is physically available.

Leiden University. The university to discover.

Memory Management

- Two Major Technologies:
 - Segmentation
 - Paging

Leiden University. The university to discover.

Segmentation

- Processor tracks start and length attributes for memory segments using registers.
- Each segment has access attributes:
 - Read, write, execute et.c.
- Violation of attributes results in a segment violation or segfault (UNIX SIGSEGV).

- Introduced to allow memory to be swapped out to disk.
- Memory divided into pages of fixed size (usually 4 KiB).
- Memory pages specified using page tables.
- Pages have access attributes like segments.
- Has mostly replaced segmentation.

- Page Table Pointers (PTPs) identify page tables.
- Page Table Entries (PTEs) map virtual to physical address and track page attributes.
- Translation Lookaside Buffer (TLB) caches PTEs for quick access.
- If an entry is not in the TLB, memory system will do a page table walk.

- Table Walk
 - Processor performs a load or store to an address that is not in the TLB (assume address is 0x10201234).
 - Processor uses the page table pointer (stored in a special register) to find the page table.



Leiden University. The university to discover.

Root PTP



Leiden University. The university to discover.



Paging Root PTP



Leiden University. The university to discover.

Thursday, February 24, 2011

 Processor extracts the high bits of the virtual address and loads PTP from L1 table.

Paging

Root PTP



Leiden University. The university to discover.

Thursday, February 24, 2011

 Processor extracts the high bits of the virtual address and loads PTP from L1 table.



Leiden University. The university to discover.

Thursday, February 24, 2011

 Processor extracts the high bits of the virtual address and loads PTP from L1 table.



Leiden University. The university to discover.

 Processor extracts the high bits of the virtual address and loads PTP from L1 table.



Leiden University. The university to discover.

 Processor extracts the high bits of the virtual address and loads PTP from L1 table.



Leiden University. The university to discover.

- Processor extracts the high bits of the virtual address and loads PTP from L1 table.
- Processor uses mid bits to load the L2 PTE.



Leiden University. The university to discover.

- Processor extracts the high bits of the virtual address and loads PTP from L1 table.
- Processor uses mid bits to load the L2 PTE.



Leiden University. The university to discover.

- Processor extracts the high bits of the virtual address and loads PTP from L1 table.
- Processor uses mid bits to load the L2 PTE.



Leiden University. The university to discover.

Thursday, February 24, 2011

- Processor extracts the high bits of the virtual address and loads PTP from L1 table.
- Processor uses mid bits to load the L2 PTE.
- Use the PTE and lower bits to compute the physical address.



Leiden University. The university to discover.

- Processor extracts the high bits of the virtual address and loads PTP from L1 table.
- Paging **Root PTP** Page 0× 10 20 1234 0 Table L2 Page Page Table
- Processor uses mid bits to load the L2 PTE.
- Use the PTE and lower bits to compute the physical address.

Leiden University. The university to discover.

 Processor extracts the high bits of the virtual address and loads PTP from L1 table.



- Processor uses mid bits to load the L2 PTE.
- Use the PTE and lower bits to compute the physical address.

Leiden University. The university to discover.

- Processor extracts the high bits of the virtual address and loads PTP from L1 table.
- Paging **Root PTP** Page 0× 10 20 1234 0 Table L2 Page Page Table 234
- Processor uses mid bits to load the L2 PTE.
- Use the PTE and lower bits to compute the physical address.

Leiden University. The university to discover.

Page Allocation

- How do we allocate virtual memory?
- How do we allocate physical memory?

Leiden University. The university to discover.

Thursday, February 24, 2011

Allocating virtual addresses

- Each process has its own VM table.
- Process associated with a sorted linked list that track the allocated VM blocks.
- Can place allocated page list in a balancing tree for faster search.

Leiden University. The university to discover.

Allocating physical addresses

- Kernel needs to track which physical pages has been allocated.
- Needs a list of free pages.
- Linux has lists of 2ⁿ sized blocks that are free. If a block of power a is requested, but does not exist, split block of power a+1.

Allocating space for the VM structures

- Cannot use the kernel's generic VM code to allocate space for VM structures (turtles all the way down).
- Break the chain of recursion by special casing the VM structure allocation.
- Steal one physical page and use this for storing VM structures, and to describe itself.



Leiden University. The university to discover.

Thursday, February 24, 2011

ARM Overview

- ARM Developed by Acorn Computers Ltd in the UK, ARM I released 1985.
- Acorn + Apple worked on new chip design for the Newton PDA, ARM 6 released in 1994.
- Processors are licensed, not manufactured.

ARM Overview

- Used in around 98% of all mobile phones.
- Has around 90% of the embedded processor market.
- Very power efficient.

Leiden University. The university to discover.

ARM Overview

Family	Architecture	Core	Chips
ARMI	ARMvI	ARMI	ARMI
ARM6	ARMv3	ARM60, ARM600, ARM610	ARM60, ARM600, ARM610
Cortex-A	ARMv7-A	Cortex-A8, Cortex-A9	OMAP3xxx, Apple A4

Leiden University. The university to discover.

ARM Characteristics

- 32 bit architecture
- Load-store architecture (RISC)
- Normally little-endian, but may vary between processors
- 16 GPRs (r15 = pc)
- Multiple ISAs (ARM, Thumb, Jazelle)

Modes and Registers

- ARM processor banks registers, depending on mode.
- USR: User applications
- SYS: System mode, with access to USR registers.
- SVC, ABT, UND, IRQ: banks r13-r14
- FIQ: banks r8-r14

USR	SYS	SVC	ABT	UND	IRQ	FIQ
r0						
rl						
r2						
r3						
r4						
r5						
r6						
r7						
r8						r8_fiq
r 9						r 9_ fiq
r10						rI0_fiq
rll						rll_fiq
rl2						rl2_fiq
rl3 (sp)		rI3_svc	rI3_abt	rl3_und	rl3_irq	rI3_fiq
r14 (lr)		rI4_svc	rI4_abt	rI4_und	r14_irq	rI4_fiq
r15 (pc)						
cpsr						
		spsr svc	spsr abt	spsr und	sosr ira	spsr fig

Leiden University. The university to discover.

ARMv7

- ARMv7 comes in 3 variants:
 - ARMv7-A with MMU (paging).
 - ARMv7-R for hard realtime applications with MPU (segmentation).
 - ARMv7-M micro-controller version, no memory protection.

Leiden University. The university to discover.

ARMv7-A/R

- VMSA Virtual Memory System Architecture
- PMSA Protected Memory System Architecture
- Our kernel runs on ARMv7-A (Cortex-A8)

Leiden University. The university to discover.

Leiden University. The university to discover.

- Control using coprocessor 15 and mrc + mcr instructions.
- 2 level page tables.
- Page sizes: 4 KiB, 64 KiB, 1 MiB and 16 MiB
- Permissions for supervisor and user (read / write).
- No-Execute (NX) bit

Level I Table Entries

	31 24	23 20	19	18	17	16	15	14 12	11 10	9	8 5	4	3	2	1	0
Fault	IGNORE							0	0							
Page table	Page table base address, bits [31:10] I M P Domain P S S S Z						0	1								
Section	Section base address, PA[31:20]		N S	0	n G	S	A P [2]	TEX [2:0]	AP [1:0]	I M P	Domain	X N	с	в	1	0
Supersection	Supersection base address PA[31:24]	Extended base address PA[35:32]	N S	1	n G	S	A P [2]	TEX [2:0]	AP [1:0]	I M P	Extended base address PA[39:36]	S N	С	в	1	0
Reserved		5a	ic s	R	ese	rve	d	20				200	io.	10 1	1	1

Leiden University. The university to discover.

Level 2 Table Entries

	31	16 15	14 12	11	10	9	8 7	6	54	3	2	1	0
Fault	IGN	NORE										0	0
Large page	Large page base address, PA[31:16]	X N	TEX [2:0]	n G	S	A P [2]	SB	Z	AP [1:0]	С	B	0	1
Small page	Small page base address, PA[31:1	2]		n G	S	A P [2]	TE2 [2:0	x)]	AP [1:0]	С	в	1	X N

Leiden University. The university to discover.

Thursday, February 24, 2011

• More page attributes:

- Global
- Memory region attributes
 - Cacheable, Bufferable, TEX
- Shareable
- Domain

Leiden University. The university to discover.

TEX[2:0]	С	В	Description
000	0	0	Strongly ordered
000	0	-	Shareable device
000	I	0	Outer and inner write-through, no write-allocate
000	I	Ι	Outer and inner write-back, no write-allocate
001	0	0	Outer and inner non-cacheable
001	0	Ι	Reserved
001	I	0	IMPLEMENTATION DEFINED
001	I	Ι	Outer and inner write-back, write-allocate
010	0	0	Non-shareable device
010	0	Ι	Reserved
010	I	-	Reserved
011	-	-	Reserved
IBB	A	A	Cacheable memory; outer = AA, inner = BB

Leiden University. The university to discover.

AA/BB	Attribute
00	Non-cacheable
01	Write-back, write-allocate
10	Write-through, no write-allocate
	Write-back, no write-allocate

Leiden University. The university to discover.

- TEX remapping can be used to change TEX, C and B bits to an attribute index.
- Useful for operating systems to define a set of logical memory types using PRRR and NMRR registers.
 - TEX[0]:C:B = $0 \rightarrow$ Device memory
 - TEX[0]:C:B = I \rightarrow Normal memory

Leiden University. The university to discover.

- Large pages do not decrease table sizes.
- Sections and super-sections reduce the need for L2 table blocks and the penalty for walking the full table.
- Large pages, sections and super-sections increase the memory covered by the TLB.

Leiden University. The university to discover.

- Two root pointers, with configurable address coverage.
 - TTBR0: Recommended for user applications (non-global)
 - TTBRI: Recommended for system (global)

Leiden University. The university to discover.

ARMv7-ATLBs

- The TLB caches the PTEs.
- PTE in TLB is if it is non global bound to an ASID which must be synced to the root PTP.
 - No TLB flush necessary on context switch as ASID will change.

Leiden University. The university to discover.



Leiden University. The university to discover.

Thursday, February 24, 2011