## Compilerconstructie

najaar 2018

http://www.liacs.leidenuniv.nl/~vlietrvan1/coco/

Rudy van Vliet
kamer 140 Snellius, tel. 071-527 2876
rvvliet(at)liacs(dot)nl
college 8, woensdag 14 november 2018 + 'werkcollege'

Storage Organization

Code Generation

### 7.1 Storage Organization

- Run time storage comes in blocks of contiguous bytes
- Multibyte objects are given the address of first byte
- Alignment / padding

| Stack |  |
| :---: | :---: |
| Free Memory |  |
| Heap |  |
| Static |  |
| Code |  |

Typical subdivision of run-time memory into code and data areas

### 7.1.1 Static Versus Dynamic Storage Allocation

- Static: compile time
- Dynamic: run time

Dynamic storage allocation:

- Stack storage: for data local to procedure
- Heap storage: for data that outlives procedure

Garbage collection to support heap management

# 7.2 Stack Allocation of Space 

Possible because procedure calls are nested

```
7.2 Stack Allocation of Space
int a[11];
void readArray() /* Reads 9 integers into a[1],...a[9]. */
{ int i;
}
int partition (int m, int n)
{ /* Picks a separator value v, and partitions a[m..n] so that
        a[m..p-1] are less than v, a[p]=v, and a[p+1..n} are
        equal to or greater than v. Returns p. */
}
void quicksort (int m, int n)
{ int i;
    if (n > m)
    { i = partition(m, n);
        quicksort(m, i-1);
        quicksort(i+1, n);
    }
}
main ()
{ readArray();
    a[0] = -9999;
    a[10] = 9999;
    quicksort(1,9);
}
```


## Possible Activations

```
enter main()
    enter readArray()
    leave readArray()
    enter quicksort(1,9)
        enter partition(1,9)
        leave partition(1,9)
        enter quicksort(1,3)
            leave quicksort(1,3)
            enter quicksort(5,9)
            leave quicksort(5,9)
    leave quicksort(1,9)
leave main()
```


### 7.2.1 Activation Trees



Stack contents...

## Stack Contents

| $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $r$ |  | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q($ |
|  |  |  |  | $p(1,9)$ |  | $q(1,3)$ | $q(1,3)$ | $q(1,3)$ | $q(1,3)$ | $q(1,3)$ | $q(1,3)$ | $q($ |
|  |  |  |  |  |  |  | $p(1,3)$ |  | $q(1,0)$ |  | $q(2,3)$ | $q($ |


| $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ | $m$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q(1,9)$ | $q$ |
| $q(1,3)$ | $q(1,3)$ | $q(1,3)$ | $q(1,3)$ | $q(1,3)$ | $q(1,3)$ | $q(1,3)$ |  | $q(5,9)$ | $q(5,9)$ | $q(5,9)$ | $q(5,9)$ |  |
| $q(2,3)$ | $q(2,3)$ | $q(2,3)$ | $q(2,3)$ | $q(2,3)$ | $q(2,3)$ |  |  |  | $p(5,9)$ |  | $q(5,5)$ |  |
| $p(2,3)$ |  | $q(2,1)$ |  | $q(3,3)$ |  |  |  |  |  |  |  |  |

## Activation Trees



## Traversal of Activation Tree

1. Sequence of procedure calls $\approx \ldots$. . traversal
2. Sequence of procedure returns $\approx$...traversal
3. When control lies at particular node ( $\approx$ activation), the 'open' (live) activations are ...

## Traversal of Activation Tree

1. Sequence of procedure calls $\approx$ preorder traversal
2. Sequence of procedure returns $\approx$ postorder traversal
3. When control lies at particular node ( $\approx$ activation), the 'open' (live) activations are on path from root

### 7.2.2. Activation Records

(= stack frames)

| Actual parameters |
| :---: |
| Returned values |
| Control link |
| Access link |
| Saved machine status |
| Local data |
| Temporaries |

Possible (order of) elements of activation record

### 7.2.3 Calling Sequences

- Code to allocate (and fill) activation record on stack
- Divided between caller (at every location) and callee
- Return sequences analogous


## 8 Code Generation



- Output code must
- be correct
- use resources of target machine effectively
- Code generator must run efficiently

Generating optimal code is undecidable problem Heuristics are available

### 8.1 Issues in Design of Code Generator

- Input to the code generator
- The target program
- Instruction selection
- Register allocation and assignment
- Evaluation order


### 8.1.1 Input to the Code Generator

- Intermediate representation of source program
- Three-address representations (e.g., quadruples)
- Virtual machine representations (e.g., bytecodes)
- Postfix notation
- Graphical representations (e.g., syntax trees and DAGs)
- Information from symbol table to determine run-time addresses
- Input is free of errors
- Type checking and conversions have been done


### 8.1.2 The Target Program

- Common target-machine architectures
- RISC: reduced instruction set computer
- CISC: complex instruction set computer
- Stack-based
- Possible output
- Absolute machine code (executable code)
- Relocatable machine code (object files for linker)
- Assembly-language


### 8.1.3 Instruction Selection

- Given IR program can be implemented by many different code sequences
- Different machine instruction speeds
- Naive approach: statement-by-statement translation, with a code template for each IR statement

Example: $x=y+z \quad$ Now, $a=b+c \quad d=a+e$

```
LD RO, y
LD R1, z
ADD RO, RO, R1
ST x, RO
```

LD RO, b
LD R1, c
ADD R0, R0, R1
ST a, RO
LD RO, a
LD R1, e
ADD R0, R0, R1
ST d, RO

### 8.2 The Target Language

- Designing code generator requires understanding of target machine and its instruction set
- Our machine model
- byte-addressable
- has $n$ general purpose registers $\mathrm{RO}, \mathrm{R} 1, \ldots, \mathrm{R} n-1$
- assumes operands are integers


## Instructions of Target Machine

- Load operations: LD dst, addr
e.g., LD $r, x$ or LD $r_{1}, r_{2}$
- Store operations: ST $x, r$
- Computation operations: OP dst, $\mathrm{src}_{1}, \mathrm{src}_{2}$ e.g., $S \cup B r_{1}, r_{2}, r_{3}$
- Unconditional jumps: BR $L$
- Conditional jumps: Bcond $r, L$ e.g., BLTZ r, $L$


## Addressing Modes of Target Machine

| Form | Address | Example |
| :--- | :--- | :--- |
| $r$ | $r$ | LD R1, R2 |
| $x$ | $x$ | LD R1, x |
| $a(r)$ | $a+$ contents $(r)$ | LD R1, a(R2) |
| $c(r)$ | $c+$ contents $(r)$ | LD R1, 100(R2) |
| $* r$ | contents $(r)$ | $\mathrm{LD} \mathrm{R1}, \mathrm{*R2}$ |
| $* c(r)$ | contents $(c+$ contents $(r))$ | $\mathrm{LD} \mathrm{R1,*100(R2)}$ |
| $\# c$ |  | $\mathrm{LD} \mathrm{R1}, \mathrm{\# 100}$ |

## Addressing Modes (Examples)

```
b = a[i]:
    LD R1, i
    MUL R1, R1, #8
    LD R2, a(R1)
    ST b, R2
a[j] = c
    LD R1, c
    LD R2, j
    MUL R2, R2, #8
    ST a(R2), R1
```

```
x = *p
    LD R1, p
    LD R2, O(R1)
    ST x, R2
if x < y goto L
    LD R1, x
    LD R2, y
    SUB R1, R1, R2
    BLTZ R1, M
```


### 8.2.2 Program and Instruction Costs

- Costs associated with compiling / running a program
- Compilation time
- Size, running time, power consumption of target program
- Finding optimal target problem: undecidable
- (Simple) cost per target-language instruction:
- $1+$ cost for addressing modes of operands $\approx$ length (in words) of instruction

Examples:

| instruction | cost |
| :--- | :---: |
| LD RO, R1 | 1 |
| LD R0, x | 2 |
| LD R1, *100 (R2) | 2 |

### 8.4 Basic Blocks and Flow Graphs

1. Basic block: maximal sequence of consecutive three-address instructions, such that
(a) Flow of control can only enter through first instruction of block
(b) Control leaves block without halting or branching
2. Flow graph: graph with nodes: basic blocks edges: indicate flow between blocks

### 8.4.1 Determining Basic Blocks

- Determine leaders

1. First three-address instruction is leader
2. Any instruction that is target of goto is leader
3. Any instruction that immediately follows goto is leader

- For each leader, its basic block consists of leader and all instructions up to next leader (or end of program)


## Determining Basic Blocks (Example)

Determine leaders

Pseudo code
for $i=1$ to 10 do
for $j=1$ to 10 do $a[i, j]=0.0$;
for $i=1$ to 10 do
$a[i, i]=1.0$;

Three-address code

1) $i=1$
2) $j=1$
3) $\mathrm{t} 1=10 * \mathrm{i}$
4) $\mathrm{t} 2=\mathrm{t} 1+\mathrm{j}$
5) $\mathrm{t} 3=8 * \mathrm{t} 2$
6) $\mathrm{t} 4=\mathrm{t} 3-88$
7) $a[t 4]=0.0$
8) $j=j+1$
9) if j <= 10 goto (3)
10) $\mathrm{i}=\mathrm{i}+1$
11) if i <= 10 goto (2)
12) $i=1$
13) $\mathrm{t} 5=\mathrm{i}-1$
14) $t 6=88 * t 5$
15) $\mathrm{a}[\mathrm{t} 6]=1.0$
16) $i=i+1$
17) if i <= 10 goto (13)

## Determining Basic Blocks (Example)

Determine leaders

Pseudo code

$$
\begin{gathered}
\text { for } i=1 \text { to } 10 \text { do } \\
\text { for } j=1 \text { to } 10 \text { do } \\
\quad a[i, j]=0.0 ; \\
\text { for } i=1 \text { to } 10 \text { do } \\
\quad a[i, i]=1.0 ;
\end{gathered}
$$

Three-address code

```
\(\longrightarrow\) 1) i = 1
\(\longrightarrow\) 2) \(\quad \mathrm{j}=1\)
\(\longrightarrow \quad 3) \quad \mathrm{t} 1=10 * i\)
    4) \(\mathrm{t} 2=\mathrm{t} 1+\mathrm{j}\)
    5) \(t 3=8 * t 2\)
    6) \(\mathrm{t} 4=\mathrm{t} 3-88\)
    7) \(a[t 4]=0.0\)
    8) \(j=j+1\)
    9) if j <= 10 goto (3)
\(\longrightarrow\) 10) i = i + 1
    11) if i <= 10 goto (2)
\(\longrightarrow\) 12) \(i=1\)
\(\longrightarrow\) 13) \(\mathrm{t} 5=\mathrm{i}-1\)
    14) \(\mathrm{t} 6=88 * \mathrm{t} 5\)
    15) \(a[t 6]=1.0\)
    16) \(i=i+1\)
    17) if i <= 10 goto (13)
```


### 8.4.3 Flow Graphs

Edge from block $B$ to block $C$

- if there is (un)conditional jump from end of $B$ to beginning of $C$
- if $C$ immediately follows $B$ in original order, and $B$ does not end in unconditional jump


## Flow Graph (Example)

Three-address code

```
\(\begin{array}{ll}\longrightarrow & 1) \\ \longrightarrow & \text { i }\end{array} \quad=1\)
\(\longrightarrow \quad 3) \quad \mathrm{t} 1=10 * i\)
    4) \(\mathrm{t} 2=\mathrm{t} 1+\mathrm{j}\)
    5) \(\mathrm{t} 3=8 * \mathrm{t} 2\)
    6) \(\mathrm{t} 4=\mathrm{t} 3-88\)
    7) \(a[t 4]=0.0\)
    8) \(j=j+1\)
    9) if \(\mathrm{j}<=10\) goto (3)
\(\longrightarrow\) 10) \(\quad i=i+1\)
    11) if i <= 10 goto (2)
\(\longrightarrow\) 12) \(\quad\) i \(=1\)
\(\longrightarrow\) 13) t5 = i - 1
    14) \(\mathrm{t} 6=88 * \mathrm{t} 5\)
    15) \(\mathrm{a}[\mathrm{t} 6]=1.0\)
    16) \(i=i+1\)
    17) if i <= 10 goto (13)
```



### 8.4.5 Loops

Loop is set of nodes in flow graph

- With unique loop entry e
- Every node in $L$ has nonempty path in $L$ to $e$ Example
- $\left\{B_{3}\right\}$, with loop entry $B_{3}$
- $\left\{B_{2}, B_{3}, B_{4}\right\}$, with loop entry $B_{2}$
- $\left\{B_{6}\right\}$, with loop entry $B_{6}$



### 8.4.2 Next-Use Information

- Next-use information is needed for dead-code elimination and register assignment
(i) $\mathrm{x}=\mathrm{a} * \mathrm{~b}$
(j) $z=c+x$

Instruction $j$ uses value of $x$ computed at $i$ $x$ is live at $i$,
i.e., we need value of $x$ later

- For each three-address statement $x=y$ op $z$ in block, record next-uses of $x, y, z$


## Determining Next-Use Information

For single basic block

- Assume all non-temporary variables are live on exit (stored in symbol table)
- Make backward scan of instructions in block
- For each instruction $i: x=y$ op $z$

1. Attach to $i$ current next-use- and liveness information of $x, y, z$
2. Set $x$ to 'not live' and 'no next use'
3. Set $y$ and $z$ to 'live' Set 'next uses' of $y$ and $z$ to $i$

## Determining Next-Use Information (Example)

1) $\mathrm{t}=\mathrm{a}-\mathrm{b} \quad \| \mathrm{NU}(\mathrm{t})=\ldots \quad \mathrm{NU}(\mathrm{a})=\ldots \quad \mathrm{NU}(\mathrm{b})=\ldots$
2) $u=a-c$
$N U(u)=\ldots$
$N U(a)=.$.
$N U(c)=\ldots$
3) $v=t+v$
4) $a=d$
5) $d=v+u$
$N U(v)=\ldots \quad N U(t)=\ldots$
$\mathrm{NU}(\mathrm{a})=\ldots \quad \mathrm{NU}(\mathrm{d})=\ldots$
$\mathrm{NU}(\mathrm{d})=\ldots \quad \mathrm{NU}(\mathrm{v})=\ldots \quad \mathrm{NU}(\mathrm{u})=\ldots$
Assume all variables are non-temporary, and thus are live on exit
Next-Use information in symbol table:

|  | a | b | c | d | t | u | v |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| after line 5 (on exit) <br> before line 5 | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
|  |  |  | $\cdots$ |  |  |  |  |

- = live, but next use is not known
- = not live
${ }^{i}=$ next use in line $i$


## Determining Next-Use Information (Example)

| 1) $t=a-b$ | $N U(t)=3$ | $N U(a)=2$ | $N U(b)=$. |  |
| :--- | :--- | :--- | :--- | :--- |
| 2) | $u=a-c$ | $N U(u)=5$ | $N U(a)=-$ | $N U(c)=$. |
| 3) | $v=t+v$ | $N U(v)=5$ | $N U(t)=$. |  |
| 4) | $a=d$ | $N U(a)=$. | $N U(d)=-$ |  |
| 5) | $d=v+u$ | $N U(d)=$. | $N U(v)=$. | $N U(u)=$. |


|  | a | b | c | d | t | u | v |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| after line 5 (on exit) | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| before line 5 | $\cdot$ | $\cdot$ | $\cdot$ | - | $\cdot$ | 5 | 5 |
| before line 4 | - | . | . | 4 | . | 5 | 5 |
| before line 3 | - | . | . | 4 | 3 | 5 | 3 |
| before line 2 | 2 | . | 2 | 4 | 3 | - | 3 |
| before line 1 (on entry) | 1 | 1 | 2 | 4 | - | - | 3 |

- = live, but next use is not known
- = not live
$i=$ next use in line $i$


### 8.8.2 Passing Liveness Information over Blocks

Example of Ioop


## Passing Liveness Information over Blocks

## Example of loop



### 8.6 A Simple Code Generator

Use of registers

- Operands of operation must be in registers
- To hold values of temporary variables
- To hold (global) values that are used in several blocks
- To manage run-time stack

Assumption: subset of registers available for block
Machine instructions of form

- LD reg, mem
- ST mem, reg
- OP reg, reg, reg


### 8.6.1 Register and Address Descriptors

- Register descriptor keeps track of what is currently in register
- Example:

LD $R, x \quad \rightarrow$ register $R$ contains $x$

- Initially, all registers are empty
- Address descriptor keeps track of locations where current value of a variable can be found
- Example:

$$
\mathrm{LD} R, x \quad \rightarrow x \text { is (also) in } R
$$

- Information stored in symbol table


### 8.6.2 The Code-Generation Algorithm

For each three-address instruction $x=y$ op $z$

1. Use $\operatorname{getReg}(x=y$ op $z)$ to select registers $R_{x}, R_{y}, R_{z}$
2. If $y$ is not in $R_{y}$, then issue instruction LD $R_{y}, y^{\prime}$, where $y^{\prime}$ is a memory location for $y$ (according to address descriptor)
3. If $z$ is not in $R_{z}, \ldots$
4. Issue instruction OP $R_{x}, R_{y}, R_{z}$

Special case: $x=y \ldots$
At end of block: store all variables that are live-on-exit and not in their memory locations (according to address descriptor)

## Managing Register / Address Descriptors

1. For the instruction LD $R, x, \ldots$
2. For the instruction ST $x, R, \ldots$
3. For an operation like ADD $R_{x}, R_{y}, R_{z}$, implementing $x=y+z$,
(c) Remove $R_{x}$ from addr. descr. of other variables
(d) Remove $x$ from reg. descr. of other registers
(a) Change reg. descr. for $R_{x}$ : only $x$
(b) Change addr. descr. for $x$ : only in $R_{x}$ (not in $x$ itself!)
4. For the copy statement $x=y, \ldots$

## Managing Register / Address Descriptors

## Example: $d=(a-b)+(a-c)+(a-c) \quad a=\ldots$ old value of $d$

$$
\begin{aligned}
& \mathrm{t}=\mathrm{a}-\mathrm{b} \\
& \text { LD R1, a } \\
& \text { LD R2, b } \\
& \text { SUB R2, R1, R2 } \\
& \mathrm{u}=\mathrm{a}-\mathrm{c} \\
& \text { LD R3, c } \\
& \text { SUB R1, R1, R3 } \\
& \mathrm{v}=\mathrm{t}+\mathrm{u} \\
& \text { ADD R3, R2, R1 } \\
& \mathrm{a}=\mathrm{d} \\
& \text { LD R2, d } \\
& \mathrm{d}=\mathrm{v}+\mathrm{u} \\
& \text { ADD R1, R3, R1 }
\end{aligned}
$$

exit
ST a, R2
ST d, R1

| R1 | R2 | R3 | a | b | c | d | t | u | v |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | a | b | c | d |  |  |  |

## Managing Register / Address Descriptors

```
Example: \(d=(a-b)+(a-c)+(a-c) \quad a=\ldots\) old value of \(d\)
    \(\mathrm{t}=\mathrm{a}-\mathrm{b}\)
        LD R1, a
        LD R2, b
        SUB R2, R1, R2
    \(\mathrm{u}=\mathrm{a}-\mathrm{c}\)
    LD R3, c
    SUB R1, R1, R3
    \(\mathrm{v}=\mathrm{t}+\mathrm{u}\)
        ADD R3, R2, R1
    \(\mathrm{a}=\mathrm{d}\)
    LD R2, d
    \(\mathrm{d}=\mathrm{v}+\mathrm{u}\)
    ADD R1, R3, R1
    exit
        ST a, R2
        ST d, R1
```

| R1 | R2 | R3 | a | b | c | d | t | u | v |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| d | a | v | a, R2 | b | c | d, R1 |  |  | R3 |

### 8.6.3 Design of Function getReg

For each instruction $x=y$ op $z$

- To compute $R_{y}$

1. If $y$ is in register, $\longrightarrow R_{y}$
2. Else, if empty register available, $\longrightarrow R_{y}$
3. Else, select occupied register For each register $R$ and variable $v$ in $R$
(a) If $v$ is also somewhere else, then OK
(b) If $v$ is $x$, and $x$ is not $z$, then OK
(c) Else, if $v$ is not used later, then OK
(d) Else, ST $v, R$ is required

Take $R$ with smallest number of stores

In fact, . . .

## Alternative Function getReg

For each instruction $x=y$ op $z$

- To compute $R_{y}$

1. If $y$ is in register, $\longrightarrow R_{y}$
2. Else, if empty register available, $\longrightarrow R_{y}$
3. Else, select occupied register For each register $R$ and variable $v$ in $R$
(a) If $v$ is also in other register, then OK
(b) Else, if $v$ is $z$, then not OK (i.e., do not take $R$ )
(c) Else, if $v$ is $x$, then OK
(d) Else, if $v$ is not used later, then OK
(e) Else, if $v$ is also in own memory location, then add 1 to score of $R$ (for future LD)
(f) Else, add 2 to score of $R$ (for $\operatorname{ST} v, R$ and future LD)

Take $R$ with smallest score

### 8.6.3 Design of Function getReg

For each instruction $x=y$ op $z$

- To compute $R_{y}$

1. If $y$ is in register, $\longrightarrow R_{y}$
2. Else, if empty register available, $\longrightarrow R_{y}$
3. Else, select occupied register

For each register $R$ and variable $v$ in $R$
(a) If $v$ is also somewhere else, then OK
(b) If $v$ is $x$, and $x$ is not $z$, then OK
(c) Else, if $v$ is not used later, then OK
(d) Else, ST $v, R$ is required

Take $R$ with smallest number of stores

- To compute $R_{x}$, similar with few differences (which?)


### 8.6.3 Design of Function getReg

For each instruction $x=y$ op $z$

- To compute $R_{x}$

1. If $x$ is only value in register, $\longrightarrow R_{x}$ (also if $x$ is $y$ or $z$ )
2. Else, if empty register available, $\longrightarrow R_{x}$
3. Else, select occupied register For each register $R$ and variable $v$ in $R$
(a) If $v$ is also somewhere else, then OK (e.g., if $v$ is $y$ or $z$, just loaded)
(b) If $v$ is $x$ (also if $x$ is $y$ or $z$ ), then OK
(c) Else, if $v$ is not used later, then OK ( $v$ might also be $y$ or $z$ )
(d) Else, ST $v, R$ is required

Take $R$ with smallest number of stores

## Design of Function getReg

For each instruction $x=y$, choose $R_{x}=R_{y}$

## Exercise 1

## Addressing Modes of Target Machine

| Form | Address | Example |
| :--- | :--- | :--- |
| $x$ | $x$ | LD R1, x |
| $a(r)$ | $a+$ contents $(r)$ | LD R1, a(R2) |
| $\# c$ |  | LD R1, \#100 |

### 8.8 Register Allocation and Assignment

So far, live variables in registers are stored at end of block

Use of registers

- Operands of operation must be in registers
- To hold values of temporary variables
- To hold (global) values that are used in several blocks
- To manage run-time stack


### 8.8.2 Usage Counts

With $x$ in register during loop $L$

- Save ... for ... use of $x$ that is not preceded by assignment in same block
- Save ... for each block, where $x$ is assigned a value and $x$ is live on exit

$$
\text { Total savings } \approx \sum_{\text {blocks } B \in L} \ldots
$$

Choose variables $x$ with largest savings

## Savings for One Block



## Usage Counts

With $x$ in register during loop $L$

- Save 1 for each use of $x$ that is not preceded by assignment in same block
- Save 2 for each block, where $x$ is assigned a value and $x$ is live on exit

$$
\text { Total savings } \approx \sum_{\text {blocks } B \in L} u s e(x, B)+2 * \operatorname{live}(x, B)
$$

Choose variables $x$ with largest savings

## Usage Counts (Example)



Savings for $a$ are $1+1+1 * 2=4$

## Komende week

- Woensdag 21 november, 11.00-12.45: practicum
- Donderdag 22 november: inleveren opdracht 3
- Vrijdag 23 november, 11.00-12.45: hoorcollege + introductie opdracht 4 (inleveren 13 december)
- Vrijdag 23 november, 13.30-. .. : werkcollege


# Compiler constructie 

college 8<br>Storage Organization<br>Code Generation

Chapters for reading:
7.1, 7.2-7.2.3
8.intro, 8.1, 8.2, 8.4, 8.6, 8.8-8.8.2

